# courses/C952_computer_architecture/chapter6/6.9.2.txt

The cache controller is designed using a _____ .



truth table
finite-state machine



1 of 2