# courses/C952_computer_architecture/chapter6/6.9.2.txt

The cache controller is designed using a _____ .



finite-state machine
truth table



1 of 2